In order to face downscaling, new chemical elements are used and suggested for the semiconductor industry. However, some of these elements have natural radioactive isotopes, which may cause reliability issues in nanoelectronic devices by triggering soft errors. In this paper, we focus on high-κ dielectric materials and metal gates. We show that besides physical, chemical and mechanical properties of high-κ dielectrics and metal gates, natural radioactivity is also a crucial property to be considered in order to select suitable materials. Using samarium in gate oxides and platinum in electrodes turns out to be a crucial issue for ground level applications.
Introduction
Alpha particles are the major reliability issues in electronic devices causing soft errors at ground level [1] . They are emitted from natural disintegrations of radioactive nuclei called alpha emitters. Once emitted, alpha particles lose their energy by ionizing atoms of the medium in which they travel, resulting in the generation of charges, which are then collected by sensitive nodes. The collected charge may induce a soft error by changing a bit from state '1' to state '0' or vice versa [2] . Sources of soft errors induced by alpha particles are classified into two categories. The first source corresponds to common impurities ( 238 U, 232 Th and their relative daughters) that are naturally present in refined materials or incorporated into devices during their processing (e.g. residual left behind after etching with acid solutions). On the other hand, the second source corresponds to elements used in devices, naturally containing an amount of isotopes emitting alpha particles. These elements are introduced into the semiconductor industry in order to face the scaling of electronic devices ignoring sometimes their ability to emit alpha particles, (e.g. HfO 2 as a high-κ dielectric containing 174 Hf, which is a natural alpha emitting isotope (see table 1 ). This paper focuses on materials used and suggested for present and future nodes, containing alpha emitting isotopes. We evaluated the materials' contribution to soft error rate (SER) in order to evaluate their risk. [4] . High-κ insulators are materials with higher permittivity, which means they are sufficiently thicker preventing quantum tunnelling. For example, hafnium based oxides have attracted considerable attention in the last decade. As a result, Intel integrated these oxides in its 45 nm MOS devices [5] . In spite of the approval, hafnium based gate oxides exhibit disadvantages in terms of thermodynamical stability [6] [7] [8] .
Hence, investigations on attractive high-κ dielectrics suggested rare earth based oxides as future gate dielectrics [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] . Among these potential rare earth based gate dielectrics, Gd 2 O 3 [12] [13] [14] , GdScO 3 [15] [16] [17] , SmScO 3 [18] and Nd 2 O 3 [19] have been suggested as favourite candidates for future MOS technologies. Moreover, traditional poly-silicon gate electrodes do not satisfy the desired requirements because of the poly-silicon depletion effect (boron penetration in Si) [4] . To overcome this problem, fully silicided (FUSI) and fully germinide (FUGE) metal electrodes have been developed due to their CMOS compatibility [20] . Alloys of nickel and platinum (Ni/Pt) [20, 22] , PtSi [23] and Pt 3 Ge 2 [24] are proposed as gate electrodes for P-metal-oxide-semiconductor field effect transistors (P-MOSFETs). On the other hand, by alloying nickel and gadolinium, Ni(70)Gd(30) has been proposed as a metal electrode for N-MOSFETs [25] . These propositions for both gate oxides and metal electrodes rely only on physical and chemical properties as well as process compatibility, but the radioactivity aspect of the new chemical elements has not been included.
Alpha particle induced SER calculation
Gadolinium (Gd), samarium (Sm), neodymium (Nd) and platinum (Pt) have natural alpha emitter isotopes (see All these oxides have a dielectric constant between 10 and 25. In this paper, an average dielectric constant of 20 is taken in order to estimate the order of magnitude of the gate oxide thickness. Using the following equation, the thickness of the high-κ insulator required to form a gate oxide of 9 Å EOT is 46 Å:
where, t eq , and t ox are the thicknesses of the equivalent oxide and the high-κ dielectric, respectively. k x and k SiO 2 are the dielectric constants of the high-κ dielectric and SiO 2 , respectively. Hence, the volume of the gate dielectric is then 7452 nm 3 and that of the metal electrode is 42 120 nm 3 . By using the basic molar mass calculation, we developed the following equation which determines the number of radioactive atoms N 0 present in these volumes: 174 Hf. The number of disintegrations involved in these radioactive atoms is obtained by using the exponential radioactive decay law:
where N , N 0 and λ are the number of emitted alpha particles, the above calculated radioactive atoms and the decay constant, respectively. T is defined as 10 9 h so that the results can be directly compared with failure in time (FIT), which represents the number of failures during 1 billion hours. Thus, a 1 Mbit memory cell, made of HfO 2 gates, undergoes 0.08 disintegrations/Mbit/10 9 h. Supposing that, in the worst case, every emitted alpha particle gives rise to a soft error, a 1 Mbit SRAM memory made by HfO 2 has a failure rate of 0.08 FIT/Mbit. This evaluation is consistent according to [21] . Note that this failure rate concerns only failures caused by alpha particles emitted from the gate oxide. The value of 0.08 FIT/Mbit has to be compared with the acceptable SER. From the ITRS road map [22] , the targeted SER is between 1000 and 2000 FIT/Mbit for 32 nm based SRAM memories. Consequently, a 1 Mbit SRAM memory cell has a very low SER induced by the HfO 2 gates. Therefore, Hf based gate oxides cannot be a concern for device failures induced by alpha particles. Using the same reasoning, table 2 summarizes the failure rate caused by each material containing alpha emitters. GdScO 3 , Gd 2 O 3 and Nd 2 O 3 as gate oxides, in the worst case, lead to only 3.3 FIT/Mbit, 4.8 FIT/Mbit and 9.6 FIT/Mbit, respectively. In comparison with the targeted SER, we conclude that gate oxides made of gadolinium and neodymium based compounds should not be a problem (in terms of soft error induced by alpha particles), even though the latter are alpha emitters.
The case of samarium (used in SmScO 3 ) is different. The results show that a 1 Mbit SRAM memory cell using Sm based gate dielectrics can have, in the worst case, a rate of 7.9 × 10 3 FIT/Mbit. This high rate is explained by a high disintegration rate in comparison with 147 Sm, because it has a shorter half-life than 148 Sm. Hence, Sm based materials may lead to an unacceptable level of SER. However, this evaluation remains in the worst case. In fact, not all disintegrations result in soft errors. In order to estimate definitely the influence on SER, a Monte Carlo based simulation would have to be performed on the device of interest.
For metal electrodes, the SER is calculated by assuming that the 6T SRAM memory is composed of two N-MOSFETs and two P-MOSFETs to store data and two N-MOSFETs access transistors.
For metal electrodes composed of Ni(70)Gd(30), the SER is negligible (6.5 FIT/Mbit). This type of electrode should not be a problem in SRAMs. Metal electrodes of P-MOSFETs, PtSi and Pt 3 Ge 2 , give 34.2 FIT/Mbit and 38.0 FIT/Mbit, respectively. These values may appear lower than the recommendations of ITRS but they are not negligible since the metal electrodes are near the sensitive zones. The contribution of P-MOSFETs to SER is higher than the N-MOSFETs; this is due to the high disintegration rate of platinum. The N-MOSFET composed of gadolinium will result in a low alpha particle emission rate because gadolinium has a low disintegration rate. We have to note that if platinum is used in N-MOSFETs, the SER level will increase.
Conclusion
To summarize, we have evaluated the SER in the worst-case approach. Gd, Hf and Nd based materials do not play a major role in triggering soft errors. This is due to their high half-life resulting in a low disintegration rate. These elements may be used in gate oxides without taking account of their contributions to soft errors. The conclusion must be, however, revised, if the quantity of these atoms based materials introduced into devices is significantly increased. In the literature, samarium is suggested to be used as a gate oxide compound (SmScO 3 ) [18] . However, in the worst-case calculation, we show a very high contribution to SER. Hence, we do not recommend using this material in nanoelectronic devices. However, if its introduction into devices is essential, its contribution to SER must first be evaluated precisely (e.g. Monte Carlo method). Otherwise, samarium isotopes, in particular 147 Sm, must be purified from the samarium based material. Separation of samarium isotopes can be achieved by chemical means either by crown ether [27] or by an acetate/amalgam separation system [28] . Finally, as far as platinum is used, it is also a potential source of soft errors induced by alpha particles. Even if its activity is much lower than that of samarium, its contribution to soft errors must be taken into account because of its proximity with the sensitive zones.
